

MC14017B

T.45-23.21

DECADE COUNTER

The MC14017B is a five-stage Johnson decade counter with built-in code convertar. High speed operation and spike-free outputs are obtained by use of a Johnson decade counter design. The ten decoded outputs are normally low, and go high only at their appropriate decimal time period. The output changes occur on the positive-going edge of the clock pulse. This part can be used in frequency division applications as well as decade counter or decimal decode display applications.


- Fully Static Operation
- DC Clock Input Circuit Allows Slow Rise Times
- Carry Out Output for Cascading
- Divide-by-N Counting
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pir-for-Pin Replacement for CD4017B
- Triple Diode Protection on All inputs

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unii	
בסי	DC Supply Voltage	-05 to +180	ν	
Via Your	Input or Output Voltage (DC or Translant)	- 0.5 to V _{OD} + 0.5	٧	
im. lout	Input or Output Current (DC or Translant), per Pin	± 0	πА	
PO.	Power Dissipation, per Packager	500	mW.	
Tato	Storage Temperature	- 85 to + 150	'C	
T	Lead Temperature (8-Second Soldering)	260	•5	

"Maximum Ratings are those values beyond which damage to the device may occur. †Temperature Densing: Plastic "P and D/DW" Packages: ~7.0 mW/C From 65°C To 125°C Occumo "L" Packages: ~12 mW/C From 100°C To 125°C

LOGIC DIAGRAM





L SUFFIX CERAMIC CASE 620



P SUFFIX PLASTIC CASE 648



D SUFFIX SOIC CASE 7518

ORDERING INFORMATION

MC14XXXBCP Ptastic MC14XXXBCL Ceramic MC14XXXBD SOIC


 $T_A = -55^{\circ}$ to 125°C for all packages.

PUNCTIONAL TRUTH TABLE

(Positive Logici

~			
•	CLOCK		DECODE
CLOCK	ENABLE	RESET	CUTPUT
0	×	0	n
×	į ,	•	•
×	*	ļ 1	QĐ
	e e		0.1
~ <u></u>	×		•
×			r
1	~_	o	n+1

X = Dan's Care If n < 6 Care = 117, GINWN W = "C"



ELECTRICAL CHARACTERISTICS (Voltages Referenced to VSS)


Characteristic		Symbol	YDD YDD	-55°C			28°C			125°C	
				Min Mex		Min	Түр#	Max	Min	Mex	Unit
Dutput Voltage Vin = VDD or 0	"0" Level	^V OL	5.0 10 15		0.05 0.05 0.05		000	0.05 0.05 0.05	-	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	∨он	5.0 10 15	4.95 9.95 14.95	=	4.95 9.95 14.95	5.0 10 15	<u>-</u>	4.95 9.95 14.95	=	Vdc
Input Yoltage (YO = 4.5 of 0.5 Vdc) (YO = 9.0 or 1.0 Vdc) (YO = 13.5 or 1.5 Vdc)	"Q" Level	ViL	5.Q 1 0 15	_ _ _	1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3,D 4.D	Vdc
(VO = 0.5 or 4.5 Vdc) (VO = 1.0 or 9.0 Vdc) (VO = 1.5 or 13.5 Vdc)	"1" Level	V/H	5.0 10 15	3.5 7.0 11	-	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0		Voc
Output Drive Current (VOH = 2.5 Vdc) (VOH = 4.8 Vdc) (VOH = 9.5 Vdc) (VOH = 13.5 Vdc)	Source	юн	5.0 5.0 10	- 3.0 - 0.64 - 1.6 - 4.2	_ _ _	- 2.4 - 0.51 - 1.3 - 3.4	~4.2 ~0.88 ~2.25 ~8.8	<u>-</u>	-1.7 -0.36 -0.9 -2.4	<u> </u>	mAdic
(VOL = 0.4 Vdc) (VOL = 0.5 Vdc) (VOL = 1.5 Vdc)	Sink	lor.	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.6	_	0.36 0.9 2.4		mAda
Input Current	1	lin	15		±0.1		± 0.00001	± 0.1		± 1.0	μAσc
Input Cépacitance (V _{IR} = 0)		Cin	-		_	-	5.0	7.5	-	_	p≐
Quiescent Current (Par Package)		מסי	5.0 10 15		5.0 10 20		0.005 0.010 0.016	5.0 10 20		160 300 600	μAde
Total Supply Current**† (Dynamic plus Quieycent, Per Package) (Q _L = 50 pF on all output buffers switching)		. I T	5.0 10 15	I _T = (0.27 μΑκΗτ) 1 + I _{DD} I _T = (0.35 μΑ) H ₂ 1 + I _{DD}					μAdc		

^{*}Data labelled "Typ" is not to be used for design purposes but is Intended as an Indication of the IC's potential performance.

tTo calculate total supply current at loads other than 50 pF;

$$Ir(C_L) = Ir(50 pF) + (C_L - 50) Vfk$$

where: It is in μA (per package), CL in pF, V = (VDD - VSS) in volts, I in kHz is input frequency, and k = 0.0011.



This device contains protection circuitry to guard against damage due to high static vottages or alectric fields. However, precautions must be taken to evoit applications of any vottage higher than maximum rated voltages to this high-impedance circuit. For proper ap-

eration, V_{in} and V_{out} should be constrained to the range $V_{SS} \ll (V_{in} \text{ of } V_{out}) \ll V_{DD}$.

Unused inputs must always be ded to an appropriate logic voltage fever (e.g., either VSS or VDD). Unused outputs must be left open


[&]quot;The formulas given are for the typical characteristics only at 25°C.


SWITCHING CHARACTERISTICS" ICL + 50 pf. TA + 25°CI

Characteristic	Symbol	VDD Vde	Min	Тур #	Мак	Unit
Output Rise and Fall Time	TLH:	700	 			
ттын, түнд = (1,6 па/рF) С _С + \$6 па .	THL	5.0		100	200	rns.
TTLH: TTHL = (0.75 ne/pF) DL + 12.5 ne	1191	10	_	50		
TTEH: TTHE = (0.55 ns/pF) Q; + 0.5 ns		15	i –	40	100	i
Propagation Delay Time			-	40	80	
Refer to Decade Output	IPLH,			1	İ) na
TPEH TPHE = (1.7 ns/pF) CL + 415 ns	1PHL		ļ	.	ļ	1
]	5.0	-	500		1
tPLH, tPHL ~ (0.86 m/pF) CL + 197 ns	i l	10	-	530		
tp_H, tpHL = (0,5 ns/pF) C(+ 150 ns	<u> </u>	15		175	350	
ropagation Delay Time	₩LH,		T			ri E
Clock to Cout	19HL			!		İ
трын, трыц = (1.7 ns/pf) G _L + 315 ns		5.0	i –	400	86C	
TPLH TPHL = (0.66 AT/PF) CL + 147 NE	i I	10	_	175	350	
ФЕН, ФИL + Ф.Б пэ/рЕ С С + 100 ns		15] –	125	250	,
Propagation Delay Time	Ç≯LH,		<u> </u>	1		ns.
Clock to Decode Dutput	38HL		1	1	•	
трын, трыц = (4.7 ns/pF) Ош+ 415 ns		6,0	_	500	1000	
1РЦН, 1РНЦ = (0.86 лагрЕ) С _L + 197 ла		10	_	230		}
1PLH 1PHL = 10.5 nr/oF) CL + 150 ns	[15		175		1
Turn-Off Delay Time	TPLH I			1	100	<u>:</u>
Reset to Coul	PLM		Ī			ns ns
трін = (1.7 пиря) Сі + 315 ns) l	5.0	!	i		\$
трун = (0,66 ns/p#) Сц + 142 ns		9.U 10	i —	400		
191H = 10.5 ms/pF1 Ct + 100 ms	İ	16	-	175		ŀ
Clock Pulse Width		'-	<u> </u>	125	250	
Prock Little Aklatu	Fw(H)	5.0	250	125	-	, me
	'	10	100	50		•
		1B	76	35		<u> </u>
Clock Frequency	1-1	5.0		5,0	2.0	Mitta
	i -	10		12	5.0	i
		15	l –	16	6.7	
Refer Pulse Width	tw(H)	5.0	500	250		n#
	1 """ 1	10	250	126		
<u> </u>	i l	15	190	95	1000 460 350 860 350 250 1000 460 350 250 	4
leiet Removal Time	Tram.	5.0	750	375		
	1 1 1 1 1	10	276	135	_	n.
		18	210	105	_	1
Jock Input Rise and Fall Time				103		 _
	trun-	5.0				_
	1THL	10		No Limit		J
lock Enable Setup Time		15	ļ	, ,		<u> </u>
PIOSE Enable Setup / Ima	¹ su	6.0	350	175	_	пт
	i	10	150	75	_	
		15	115	62	_	1
Clock Enable Removal Time	Trans	6,0	420	260		M
	}	10	200	100	_	···
		16	140	70	_	

^{*}The formulae given are for the typical characteristics only at 25°C.

#Data labelled "Typ" is not to be used for design purposes but a intended as an indication of the IC's potential performance.





APPLICATIONS INFORMATION

Figure 3 shows a technique for extending the number of decoded output states for the MC14017B. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation detay).

